

12-bits Analog I/O Board (Low Gain) for PCI

AIO-121602AL-PCI



* Specifications, color and design of the products are subject to change without notice.

This product is a PCI-bus compatible multifunction board equipped with analog input x 16ch, analog output x 2ch, digital input/output (non-isolated TTL level x 4 each) and a counter (32-bit, TTL level x 1ch). It offers various input setting ranges, ensuring high precision measurement.

This product can perform sampling at various different timings based on the multiple trigger condition, clock condition. This product accompanies Windows/Linux driver and full-fledged data logger software "C-LOGGER". Possible to be used as a data recording device for MATLAB or LabVIEW, with dedicated libraries.

The product lineup consists of four different models, based on the availability of analog outputs: "High Gain" types (input ranges: $\pm 10V$, $\pm 1V$, $\pm 0.1V$, $\pm 0.01V$, 0 - +10V, 0 - +1V, 0 - +0.1V, 0 - +0.01V); and "Low Gain" types (input range: $\pm 10V$, $\pm 5V$, $\pm 2.5V$, $\pm 1.25V$, 0 - +10V, 0 - +5V, 0 - +2.5V, 0 - +1.25V).

AIO-121602AH-PCI AI-1216AH-PCI AI-1216AL-PCI

Features

Multifunction board allows you to build a complex system for even a PC with very few expansion slots.

Equipped with analog input(12 bits, 16ch), analog output (12 bits, 2ch), digital input / output (4 each, TTL level), counter (32 bits TTL level 1ch).

High-precision measurement can be performed by multiple input range setup.

Detailed measurement can be performed by multiple range setup in accordance with measuring object Bipolar / unipolar range setup can be performed by software.

Input range of Low Gain type : Bipolar ±10V, ±5V, ±2.5V, ±1.25V, Unipolar 0 - +10V, 0 - +5V, 0 - +2.5V, 0 - +1.25V

Equipped with buffer memory (1K data) which can be used in either FIFO or ring format

This product has buffer memory (1K data each for analog input and output) which can be used in either FIFO or ring format. You can also perform analog input and output in the background, independent of software and the current status of the PC.

Data logger software, Windows/Linux compatible driver libraries are attached

Supporting the data logger software [C-LOGGER] that enables the graph display, zoom observation of recorded signal data, file saving, and dynamic transfer to the spreadsheet software program "Excel" without program. And also, the driver library API-PAC(W32) which makes it possible to create applications of Windows/Linux and a diagnostic program by which the operations of hardware can be checked is equipped.

Sampling can be started and stopped by software or input data comparison or by an external trigger.

Sampling can be started and stopped by software or input data comparison or by an external trigger (timing controlled by an externally input control signal)

The sampling period can be controlled by the internal clock (high-precision timer included on the board) or by an external clock (externally input control signal).

Digital filter function to prevent wrong recognition of external signal chattering is provided.

This product has analog input / output control signal, digital input signal and digital filter function to prevent it from chattering in counter input signal. (excluding external clock input signal, counter gate signal)

Software-based calibration

Setting and calibrating the analog input and output can be performed completely by software. You can also set your own calibration data in place of the default data set at the factory and use different calibration data depending on the operating conditions

MATLAB/LabVIEW is supported by a plug-in of dedicated library.

Using the dedicated library makes it possible to create each application for MATLAB/LabVIEW.

Packing List

Board [AIO-121602AL-PCI] ...1 First step guide ... 1 CD-ROM *1 [API-PAC(W32)] ...1 Synchronization control cable (10cm) ...1

^{*1} The CD-ROM contains the driver software and User's Guide.




Specification

Encoder Input Section

Item		Specification							
nalog input									
Isolated specifi	cation	Un-Isolated							
Input type		Single-Ended Input							
Number of inpu	ut	16ch							
channels									
Input range		Bipolar ±10V, ±5V, ±2.5V, ±1.25V or							
pat rango		Unipolar 0 - 10V, 0 - 5V, 0 - 2.5V, 0 - 1.25V							
Absolute max.	input	±20V							
voltage	put								
Input impedance	e	MΩ or more							
Resolution		12bit							
resolution		±2LSB (When using the input range ±10V, ±5V, 0 - 10V, 0 - 5V)							
Non-Linearity e	rror	\pm 3LSB (When using the input range \pm 10V, \pm 5V, 0 - 10V, 0 - 3V							
*1*2*4		±5LSB (When using the input range ±2.3V, 0 - 2.3V)							
Conversion spe	000	10usec/ch							
		- Pro							
Buffer memory		1K data							
Conversion sta	ırt	Software / external trigger							
trigger									
Conversion sto	p	Number of sampling times / external trigger/software							
trigger									
External start s	ignal	TTL level (Rising or falling edge can be selected by software)							
		Digital filter (1µsec can be selected by software)							
External stop s	ignal	TTL level (Rising or falling edge can be selected by software)							
		Digital filter (1µsec can be selected by software)							
External clock :	signal	TTL level (Rising or falling edge can be selected by software)							
alog output		, , , , , , , , , , , , , , , , , , , ,							
Isolated specifi	cation	Un-Isolated							
Number of out		2ch							
channels	Jul	2011							
Output range		Bipolar ±10V							
Absolute max.	input	±3mA							
currency		40							
Output impeda	псе	1Ω or less							
Resolution		12bit							
Non-Linearity 6	error	±1LSB							
*1									
Conversion spe	eed	10μsec							
Buffer memory		1K data							
Conversion sta									
trigger		Software / external trigger							
Conversion stop		No. and the second seco							
trigger		Number of sampling times / external trigger/software							
External start s	signal	TTL level (Rising or falling edge can be selected by software)							
_Atomai staft s	91101	Digital filter (1 sec can be selected by software)							
		TTL level (Rising or falling edge can be selected by software)							
External stop of	guai								
External stop s		Digital filter (1 sec can be selected by software)							
	nian -1								
External clock	signal	TTL level (Rising or falling edge can be selected by software)							
External clock		TTL level (Rising or falling edge can be selected by software)							
External clock gital I/O Number of inpu									
External clock gital I/O Number of inpu channels	ut	TTL level (Rising or falling edge can be selected by software) 4 TTL levels (positive logic)							
External clock gital I/O Number of inpu channels Number of outp	ut	TTL level (Rising or falling edge can be selected by software)							
External clock gital I/O Number of inpu channels	ut	TTL level (Rising or falling edge can be selected by software) 4 TTL levels (positive logic)							
External clock gital I/O Number of inpu channels Number of outp	ut	TTL level (Rising or falling edge can be selected by software) 4 TTL levels (positive logic)							
External clock gital I/O Number of inpu channels Number of outp channels	ut	TTL level (Rising or falling edge can be selected by software) 4 TTL levels (positive logic)							
External clock gital I/O Number of inpu- channels Number of outputannels ounter Number of cha	ut out nnels	TTL level (Rising or falling edge can be selected by software) 4 TTL levels (positive logic) 4 TTL levels (positive logic)							
External clock gittal I/O Number of inpuchannels Number of outpchannels unter Number of chancels Counting syste	ut out nnels	TTL level (Rising or falling edge can be selected by software) 4 TTL levels (positive logic) 4 TTL levels (positive logic) 1ch Up count							
External clock gital I/O Number of inpuchannels Number of outpotannels nunter Number of chancels Counting syste Max. count	out nnels	TTL level (Rising or falling edge can be selected by software) 4 TTL levels (positive logic) 4 TTL levels (positive logic) 1ch Up count FFFFFFF (Binary data, 32bit)							
External clock gital I/O Number of inpuchannels Number of outgetannels unter Number of chancels ounter Number of chancels Counting syste Max. count Number of external	out nnels	TTL level (Rising or falling edge can be selected by software) 4 TTL levels (positive logic) 4 TTL levels (positive logic) 1ch Up count FFFFFFFh (Binary data,32bit) 2 TTL levels (Gate/Up)/ch							
External clock gital I/O Number of inpuchannels Number of outpuchannels Number of chancels Number of chancels Counting syste Max. count Number of externious	nnels m	TTL level (Rising or falling edge can be selected by software) 4 TTL levels (positive logic) 4 TTL levels (positive logic) 1ch Up count FFFFFFFh (Binary data,32bit) 2 TTL levels (Gate/Up)/ch Gate (High level), Up (Rising edge)							
External clock gital I/O Number of inpuchannels Number of outpuchannels Number of channels Number of chandels Number of chandels Max. count Number of exterinputs Number of exterinputs Number of exterinputs	nnels m	TTL level (Rising or falling edge can be selected by software) 4 TTL levels (positive logic) 4 TTL levels (positive logic) 1ch Up count FFFFFFFh (Binary data,32bit) 2 TTL levels (Gate/Up)/ch							
External clock gital I/O Number of inpuchannels Number of outgenannels number of chancels number of chancounting syste Max. count Number of exterior of exterior outgenannels Number of exterior outgenannels Number of exterior outgenannels Number of exterior outgenannels	out nnels em ernal	TTL level (Rising or falling edge can be selected by software) 4 TTL levels (positive logic) 4 TTL levels (positive logic) 1ch Up count FFFFFFF (Binary data, 32bit) 2 TTL levels (Gate/Up)/ch Gate (High level), Up (Rising edge) TTL Count match output (positive logic, pulse output)							
External clock gital I/O Number of inpu- channels Number of outg- channels nunter Number of chal Counting syste Max. count Number of exte inputs Number of exte outputs Response frequence	out nnels em ernal	TTL level (Rising or falling edge can be selected by software) 4 TTL levels (positive logic) 4 TTL levels (positive logic) 1ch Up count FFFFFFFh (Binary data,32bit) 2 TTL levels (Gate/Up)/ch Gate (High level), Up (Rising edge)							
External clock gital I/O Number of inpu- channels Number of outg- channels nunter Number of cha Counting syste Max. count Number of exterior inputs Number of exterior exterior Response frequent	out nnels em ernal	TTL level (Rising or falling edge can be selected by software) 4 TTL levels (positive logic) 4 TTL levels (positive logic) 1ch Up count FFFFFFFh (Binary data,32bit) 2 TTL levels (Gate/Up)/ch Gate (High level), Up (Rising edge) TTL Count match output (positive logic, pulse output)							
External clock gital I/O Number of inpu- channels Number of outg- channels nunter Number of chal Counting syste Max. count Number of exte inputs Number of exte outputs Response frequence	out nnels em ernal	TTL level (Rising or falling edge can be selected by software) 4 TTL levels (positive logic) 4 TTL levels (positive logic) 1ch Up count FFFFFFF (Binary data, 32bit) 2 TTL levels (Gate/Up)/ch Gate (High level), Up (Rising edge) TTL Count match output (positive logic, pulse output)							
External clock gital I/O Number of inpu- channels Number of outg- channels nunter Number of cha Counting syste Max. count Number of exterior inputs Number of exterior exterior Response frequent	nnels ernal ernal uency	TTL level (Rising or falling edge can be selected by software) 4 TTL levels (positive logic) 4 TTL levels (positive logic) 1ch Up count FFFFFFFh (Binary data,32bit) 2 TTL levels (Gate/Up)/ch Gate (High level), Up (Rising edge) TTL Count match output (positive logic, pulse output) 10MHz (Max.)							
External clock gital I/O Number of inpuchannels Number of outgenannels number of chancels number of chancels number of chancels Max. count Number of exterior system number of outgets number of inpuchannels number of inpuchannels number of inpuchannels number of inpuchannels number of outgets number of chancels number of exterior system numb	nnels ernal ernal uency	TTL level (Rising or falling edge can be selected by software) 4 TTL levels (positive logic) 4 TTL levels (positive logic) 1ch Up count FFFFFFFF (Binary data, 32bit) 2 TTL levels (Gate/Up)/ch Gate (High level), Up (Rising edge) TTL Count match output (positive logic, pulse output) 10MHz (Max.) 64 ports Errors and various factors, One interrupt request line as INTA							
External clock gital I/O Number of inpuchannels Number of outpuchannels Number of cha Counting syste Max. count Number of exte inputs Number of exte outputs Response frequentmon section I/O address	nnels ernal ernal uency	TTL level (Rising or falling edge can be selected by software) 4 TTL levels (positive logic) 4 TTL levels (positive logic) 1ch Up count FFFFFFF (Binary data, 32bit) 2 TTL levels (Gate/Up)/ch Gate (High level), Up (Rising edge) TTL Count match output (positive logic, pulse output) 10MHz (Max.) 64 ports Errors and various factors, One interrupt request line as INTA 37 pin D-SUB connector [F (female) type]							
External clock gital I/O Number of inpuchannels Number of outgenannels number of chancels number of chancels number of chancels Max. count Number of exterior system number of outgets number of inpuchannels number of inpuchannels number of inpuchannels number of inpuchannels number of outgets number of chancels number of exterior system numb	nnels m ernal ernal uency	TTL level (Rising or falling edge can be selected by software) 4 TTL levels (positive logic) 4 TTL levels (positive logic) 1ch Up count FFFFFFFF (Binary data,32bit) 2 TTL levels (Gate/Up)/ch Gate (High level), Up (Rising edge) TTL Count match output (positive logic, pulse output) 10MHz (Max.) 64 ports Errors and various factors, One interrupt request line as INTA 37 pin D-SUB connector [F (female) type] DCLC-J37SAF-20L9E [mfd by JAE] or equivalent to it							
External clock gital I/O Number of inpuchannels Number of outgenannels number of chancels number of chancels number of chancels Max. count Number of exterior system number of outgets number of inpuchannels number of inpuchannels number of inpuchannels number of inpuchannels number of outgets number of chancels number of exterior system numb	nnels ernal ernal uency	TTL level (Rising or falling edge can be selected by software) 4 TTL levels (positive logic) 4 TTL levels (positive logic) 1ch Up count FFFFFFFF (Binary data, 32bit) 2 TTL levels (Gate/Up)/ch Gate (High level), Up (Rising edge) TTL Count match output (positive logic, pulse output) 10MHz (Max.) 64 ports Errors and various factors, One interrupt request line as INTA 37 pin D-SUB connector [F (female) type] DCLC-J37SAF-20L9E [mfd by JAE] or equivalent to it 30-pin Pin-header							
External clock gital I/O Number of inpuchannels Number of outgethannels Number of chancels Number of chancels Counting syste Max. count Number of exterioputs Number of exterioputs Response frequentmon section I/O address Interruption lev Connector	nnels m ernal uency el CN1 CN2	TTL level (Rising or falling edge can be selected by software) 4 TTL levels (positive logic) 4 TTL levels (positive logic) 1ch Up count FFFFFFFF (Binary data, 32bit) 2 TTL levels (Gate/Up)/ch Gate (High level), Up (Rising edge) TTL Count match output (positive logic, pulse output) 10MHz (Max.) 64 ports Errors and various factors, One interrupt request line as INTA 37 pin D-SUB connector [F (female) type] DCLC-J37SAF-20L9E [mfd by JAE] or equivalent to it 30-pin Pin-header PS-30PE-D4TIPNI [mfd. by JAE] or equivalent to it							
External clock gital I/O Number of inpu- channels Number of outg- channels nunter Number of cha Counting syste Max. count Number of exte- inputs Number of exte- inputs Response frequipmon section I/O address Interruption lev Connector	nnels m ernal uency el CN1 CN2 ption	TTL level (Rising or falling edge can be selected by software) 4 TTL levels (positive logic) 4 TTL levels (positive logic) 1ch Up count FFFFFFF (Binary data, 32bit) 2 TTL levels (Gate/Up)/ch Gate (High level), Up (Rising edge) TTL Count match output (positive logic, pulse output) 10MHz (Max.) 64 ports Errors and various factors, One interrupt request line as INTA 37 pin D-SUB connector [F (female) type] DCLC-J37SAF-20L9E [mfd by JAE] or equivalent to it 30-pin Pin-header PS-30PE-DATIPNI [mfd. by JAE] or equivalent to it 5VDC 600mA (Max.)							
External clock gital I/O Number of inpu- channels Number of outg- channels number of cha Counting syste Max. count Number of exterior inputs Number of exterior inputs Response frequent I/O address Interruption lev Connector	nnels m ernal ernal uency el CN1 CN2 ption	TTL level (Rising or falling edge can be selected by software) 4 TTL levels (positive logic) 4 TTL levels (positive logic) 1ch Up count FFFFFFFF (Binary data,32bit) 2 TTL levels (Gate/Up)/ch Gate (High level), Up (Rising edge) TTL Count match output (positive logic, pulse output) 10MHz (Max.) 64 ports Errors and various factors, One interrupt request line as INTA 37 pin D-SUB connector [F (female) type] DCLC-J37SAF-20L9E [mfd by JAE] or equivalent to it 30-pin Pin-header PS-30PE-D4TIPNI [mfd. by JAE] or equivalent to it 5VDC 600mA (Max.) 0 - 50°C, 10 - 90%RH (No condensation)							
External clock gital I/O Number of inpuchannels Number of outgenannels Number of channels Number of chancels Number of chancels Max. count Number of exterior of exterior outputs Response frequenamon section I/O address Interruption lev Connector Power consum Operating conc Bus specificatic	nnels mernal ernal uency classification continuous	TTL level (Rising or falling edge can be selected by software) 4 TTL levels (positive logic) 4 TTL levels (positive logic) 1ch Up count FFFFFFFF (Binary data,32bit) 2 TTL levels (Gate/Up)/ch Gate (High level), Up (Rising edge) TTL Count match output (positive logic, pulse output) 10MHz (Max.) 64 ports Errors and various factors, One interrupt request line as INTA 37 pin D-SUB connector [F (female) type] DCLC-J37SAF-20L9E [mfd by JAE] or equivalent to it 30-pin Pin-header PS-30PE-D4TIPNI [mfd. by JAE] or equivalent to it 5VDC 600mA (Max.) 0 - 50°C, 10 - 90%RH (No condensation) PCI(32bit, 33MHz, Universal key shapes supported *3)							
External clock gital I/O Number of inpu- channels Number of outg- channels number of cha Counting syste Max. count Number of exterior inputs Number of exterior inputs Response frequent I/O address Interruption lev Connector	nnels mernal ernal uency classification continuous	TTL level (Rising or falling edge can be selected by software) 4 TTL levels (positive logic) 4 TTL levels (positive logic) 1ch Up count FFFFFFFF (Binary data,32bit) 2 TTL levels (Gate/Up)/ch Gate (High level), Up (Rising edge) TTL Count match output (positive logic, pulse output) 10MHz (Max.) 64 ports Errors and various factors, One interrupt request line as INTA 37 pin D-SUB connector [F (female) type] DCLC-J37SAF-20L9E [mfd by JAE] or equivalent to it 30-pin Pin-header PS-30PE-D4TIPNI [mfd. by JAE] or equivalent to it 5VDC 600mA (Max.) 0 - 50°C, 10 - 90%RH (No condensation)							

- The non-linearity error means an error of approximately 0.1% occurs over the maximum range at 0°C and 50°C ambient temperature
- At the time of the source use of a signal which built in the high-speed operational
- amplifier.
 This board requires power supply at +5V from an expansion slot (it does not work on a
- machine with a +3.3V power supply alone).
 This accuracy is tested in bipolar mode. The accuracy in unipolar mode is double.

Board Dimensions



Support Software

Windows version of analog I/O driver API-AIO(WDM) [Stored on the bundled CD-ROM driver library API-PAC(W32)]

The API-AIO(WDM) is the Windows version driver library software that provides products in the form of Win32 API functions (DLL). Various sample programs such as Visual Basic and Visual C++, etc and diagnostic program useful for checking operation is provided.

< Operating environment >

Windows Vista, XP, Server 2003, 2000 Adaptation language Visual Basic, Visual C++, Visual C#,

Delphi, C++ Builder

You can download the updated version from the CONTEC's Web site (http://www.contec.com/apipac/). For more details on the supported OS, applicable language and new information, please visit the CONTEC's Web site.

Linux version of analog I/O driver API-AIO(LNX) [Stored on the bundled CD-ROM driver library API-PAC(W32)]

The API-AIO(LNX) is the Linux version driver software which provides device drivers (modules) by shared library and kernel version. Various sample programs of gcc are provided.

< Operating environment >

O.S. RedHatLinux, TurboLinux

> (For details on supported distributions, refer to Help available after installation.)

Adaptation language gcc

You can download the updated version from the CONTEC's Web site (http://www.contec.com/apipac/). For more details on the supported OS, applicable language and new information, please visit the CONTEC's Web site.

You can download the updated version from the CONTEC's Web site (http://www.contec.com/apipac/). For more details on the supported OS, applicable language and new information, please visit the CONTEC's Web site.

Data Logger Software C-LOGGER (Supplied: Stored on the API-PAC(W32) CD-ROM)

C-LOGGER is a data logger software program compatible with our analog I/O products. This program enables the graph display of recorded signal data, zoom observation, file saving, and dynamic transfer to the spreadsheet software "Excel". No troublesome programming is required.

CONTEC provides download services (at

http://www.contec.com/clogger) to supply the updated drivers. For details, refer to the C-LOGGER Users Guide or our website.

< Operating environment >

OS Windows Vista, XP, Server 2003, 2000

Data Acquisition library for MATLAB ML-DAQ (Available for downloading (free of charge) from the CONTEC web site.)

This is the library software which allows you to use our analog I/O device products on MATLAB by the MathWorks. Each function is offered in accordance with the interface which is integrated in MATLAB's Data Acquisition Toolbox. See http://www.contec.com/mldaq/ for details and download of ML-DAQ.



Data acquisition VI library for LabVIEW VI-DAQ (Available for downloading (free of charge) from the CONTEC web site.)

This is a VI library to use in National Instruments LabVIEW. VI-DAQ is created with a function form similar to that of LabVIEW's Data Acquisition VI, allowing you to use various devices without complicated settings.

See http://www.contec.com/vidaq/ for details and download of VI-DAQ.

Cable & Connector

Cable(Option)

Flat Cable with Two 37-pin D- SUB Connectors

: PCB37P-1.5 (1.5m)

Shielded Cable with Two 37-pin D- SUB Connectors

: PCB37PS-0.5P (0.5m)

: PCB37PS-1.5P (1.5m)

Flat Cable with One 37-pin D- SUB Connector

: PCA37P-1.5 (1.5m)

Shielded Cable with One 37-pin D- SUB Connector

: PCA37PS-0.5P (0.5m)

: PCA37PS-1.5P (1.5m)

30-pin Pinhead Connector to 37-pin D-SUB Connector

: DT/B2 (0.5m) *1

Connector (Option)

D-SUB37P Male Connector Set (5pieses)

: CN5-D37M

*1 It is necessary for the connection of the digital I/O signal, the counter signal, and the control signal.

Accessories

Accessories (Option)

 Screw Terminal (M3 x 37P)
 : EPD-37A *1*2*3


 Screw Terminal (M3.5 x 37P)
 : EPD-37 *1*3

 General Purpose Terminal
 : DTP-3A *1*3

 Screw Terminal
 : DTP-4A *1*3

- *1 PCB37P or PCB37PS optional cable is required separately
- *2 "Spring-up" type terminal is used to prevent terminal screws from falling off.
- *3 A DT/E2 and PCB37P or PCB37PS optional cable is required separately.
- * Check the CONTEC's Web site for more information on these options.


Block Diagram



How to connect the connectors


Connector shape

The on-board interface connector (CN1 and CN2) is used when connecting this product and the external devices.



* Please refer to page 3 for more information on the supported cable and accessories.

Connector Pin Assignment Pin Assignments of Interface Connector



Analog Input 0 - Analog Input 15	Analog input signal. The numbers correspond to channel numbers.
Analog Output 0 - Analog Output 1	Analog grounds for identically numbered analog input signals.
Analog Ground	Common analog ground for analog I/O signals.
Digital Ground	Common digital ground for digital I/O signals, external trigger inputs, external sampling clock inputs, and counter I/O signals.
+5VDC	5V DC from PC

⚠ CAUTION

analog or digital ground.

Neither connect outputs to each other. Doing either can result in a fault.

If analog and digital ground are shorted together, noise on the digital signals may affect the analog signals. Accordingly, analog and digital ground should be separated.

Leave "Reserved" pins unconnected. Connecting these pins may cause a fault in the board.

Pin Assignments of Interface Connector CN2



Al External Start Trigger Input	External trigger input for starting analog input sampling.						
Al External Stop Trigger Input	External trigger input for stopping analog input sampling.						
Al External Sampling Clock Input	External sampling clock input for analog input.						
AO External Start Trigger Input	External trigger input for starting analog output sampling.						
AO External Stop Trigger Input	External trigger input for stopping analog output sampling.						
AO External Sampling Clock	External sampling clock input for analog output.						
Input							
Digital Input00 - Digital Input03	Digital input signal.						
Digital Output00 - Digital	Digital output signal.						
Output03							
Counter Gate Control Input	Gate control input signal for counter.						
Counter Up Clock Input	Count-up clock input signal for counter.						
Counter Output	Counter output signal.						
Digital Ground	Common digital ground for digital I/O signals, external trigger						
	inputs, external sampling clock inputs, and counter I/O						
	signals.						
VCC	5V DC from PC						
Reserved	Reserved pin.						

⚠ CAUTION

Do not connect any of the outputs and power outputs to the analog or digital ground.


Neither connect outputs to each other. Doing either can result in a fault.

If analog and digital ground are shorted together, noise on the digital signals may affect the analog signals.

Accordingly, analog and digital ground should be separated.

Leave "Reserved" pins unconnected. Connecting these pins may cause a fault in the board.

Optional Cable DT/B2



Pin Assignments of an optional cable 37-Pin D-SUB

Ground	Reserved	1					20	AO START	AO External Start Trigger Input
Digital Ground	DGND	2		\frown	_		21	DGND	Digital Ground
Digital Ground	DGND	3	1、	L		00	22	N.C.	Not Connect
Digital Ground	DGND	4		~		-20	23	N.C.	Not Connect
Digital Ground	DGND	5		8	8		24	N.C.	Not Connect
Digital Output 03	DO 03	6			-		25	N.C.	Not Connect
Digital Output 02	DO 02	7					26	N.C.	Not Connect
Digital Output 01	DO 01	œ					27	N.C.	Not Connect
Digital Output 00	DO-00	σ					28	AO STOP	AO External Stop Trigger Input
CNT GATE Counter Gate Control Input	CNT GATE	10					29	DGND	Digital Ground
Counter UP Clock Input CNT UPCLK	CNT UPCLK	11					30	DGND	Digital Ground
Counter Output	CNT OUT	12					31	DGND	Digital Ground
5V	Vcc	13					32	DGND	Digital Ground
Digital Ground	DGND	14					33	DGND	Digital Ground
Digital Input 03	DI 03	15		_	8		34	AO EXCLK	AO External Sampling Clock Input
Digital Input 02	DI 02	16		هر ا	۰_	-37	35	AI START	Al External Start Trigger Input
Digital Input 01		17	19-		_	1.07	36	AI STOP	Al External Stop Trigger Input
Digital Input 00	DI 00	18		\smile	_		37	AI EXCLK	Al External Sampling Clock Input
Not Connect	N.C.	19							


Analog Signal Connection

Analog signal input types are divided into single-ended input and differential input. This board uses single-ended input fixed. The following examples show how to connect analog input signals using a flat cable and a shielded cable.

Single-ended Input


The following figure shows an example of flat cable connection. Connect separate signal and ground wires for each analog input channel on CN1.

Single-ended Input Connection (Flat Cable)



The following figure shows an example of shield cable connection. Use shielded cable if the distance between the signal source and board is long or if you want to provide better protection from noise. For each analog input channel on CN1, connect the core wire to the signal line and connect the shielding to ground.

Single-ended Input Connection (Shield Cable)



⚠ CAUTION

If the signal source contains too fast signals, the signal may effect the cross-talk noise between channels.

If the board and the signal source receive noise or the distance between the board and the signal source is too long, data may not be input properly.

An input analog signal should not exceed the maximum input voltage (relate to the board analog ground). If it exceeds the maximum voltage, the board may be damaged.

Connect all the unused analog input channels to analog ground.

The signal connected to an input channel may fluctuate after switching of the multiplexer. If this occurs, shorten the cable between the signal source and the analog input board or insert a high-speed amplifier as a buffer between the two to reduce the fluctuation.

Analog Output Signal Connection

This section shows how to connect the analog output signal by using a flat cable or a shielded cable.


The following figure shows an example of flat cable connection. Connect the signal source and ground to the CN1 analog output.

Analog Output Connection (Flat Cable)



The following figure shows an example of shield cable connection. Use shielded cable if the distance between the signal source and board is long or if you want to provide better protection from noise. For each analog input channel on CN1, connect the core wire to the signal line and connect the shielding to ground.

Analog Output Connection (Shield Cable)



^{*1} The AIO-121602AH-PC have two analog output channels.



↑ CAUTION

If the board or the connected wire receives noise, or the distance between the board and the target is long, data may not be outputted properly.

For analog output signal, the current capacity is ±3mA (Max.). Check the specification of the connected device before connecting the board.


Do not short the analog output signal to analog ground, digital ground, and/or power line. Doing so may damage the board.

Do not connect an analog output signal to any other analog output, either on the board or on an external device, as this may cause a fault on the board.


Digital I/O signals, Counter signals and Control signals Connection

The following sections show examples of how to connect digital I/O signals, counter I/O signals, and other control I/O signals (external trigger input signals, sampling clock input signals, etc.). All the digital I/O signals and control signals are TTL level signals.

Digital Input Connection



Digital Output Connection



⚠ CAUTION

Do not short the output signals to analog ground, digital ground, and/or power line. Doing so may damage the board.

About the counter input control signal

Counter Gate Control Input (refer to the page 3 Connector Pin Assignment) acts as an input that validate or invalidate the input of an external clock for the counter. This function enables the control of an external clock input for the counter. The external clock for the counter is effective when input is "High", and invalid when input is "Low". If unconnected, it is a pull-up in the board (card) and remains "High". Therefore the external clock for the counter is effective when the counter gate control input is not connected.

⚠ CAUTION

Do not short the output signals to analog ground, digital ground, and/or power line. Doing so may cause damage.